9,040
edits
Difference between revisions of "NVGate DSP computation SPU"
Jump to navigation
Jump to search
NVGate DSP computation SPU (view source)
Revision as of 16:40, 15 February 2022
, 16:40, 15 February 2022→Force DSP
| Line 104: | Line 104: | ||
| 1 || 0.5 | | 1 || 0.5 | ||
|} | |} | ||
===SOA=== | |||
SPU computation for SOA is more complex because it depends of maximum speed, resolution and frequency. Also force DSP computation is not linear. | |||
We say than @20khZ bandwith 401 lines we need maximum 3 SPU with normal DSP. | |||
Force DSP will improve this by divided beetween 2.5 and 5 the SPU computation. | |||
= Normal DSP= | = Normal DSP= | ||