Difference between revisions of "NVGate DSP computation SPU"

Jump to navigation Jump to search
Line 31: Line 31:
===FFT===
===FFT===
According to the architecture of force DSP, the SPU computation per channels is not linear.  So we have the following table for real time SPU computation :
According to the architecture of force DSP, the SPU computation per channels is not linear.  So we have the following table for real time SPU computation :


{| class="wikitable"
{| class="wikitable"

Navigation menu