8,877
edits
Difference between revisions of "NVGate DSP computation SPU"
Jump to navigation
Jump to search
NVGate DSP computation SPU (view source)
Revision as of 17:41, 15 February 2022
, 17:41, 15 February 2022→FFT
(→FFT) |
|||
| Line 50: | Line 50: | ||
|} | |} | ||
Envelope: | Envelope: 401 lines : 2 SPU per channel on force DSP | ||
Zoom: | Zoom: 401 Lines : 0.66 SPU per channel on force DSP. | ||
===Recorder=== | ===Recorder=== | ||