9,040
edits
Difference between revisions of "NVGate DSP computation SPU"
Jump to navigation
Jump to search
NVGate DSP computation SPU (view source)
Revision as of 16:46, 15 February 2022
, 16:46, 15 February 2022→SOA
(→SOA) |
(→SOA) |
||
| Line 109: | Line 109: | ||
SPU computation for SOA is more complex because it depends of maximum speed, resolution and frequency. Also force DSP computation is not linear. | SPU computation for SOA is more complex because it depends of maximum speed, resolution and frequency. Also force DSP computation is not linear. | ||
Force DSP will improve the SPU computation by reducing between 2.5 and 5 | Force DSP will improve the SPU computation by reducing between 2.5 and 5 to compare with normal DSP. | ||
(@20kHz - 401 lines, we need a maximum of 3 SPUs with normal DSP) | (@20kHz - 401 lines, we need a maximum of 3 SPUs with normal DSP) | ||